

Compal Confidential

Broadwell M/B Schematics Document

Intel ULV Processor with DDR3L

Date : 2015/04/14

Version 1.0


*Project : Puccini (15")
ABW50*

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Cover Page	
				Date: Wednesday, April 22, 2015	Sheet 1 of 63

Compal Confidential
Model Name : Broadwell U

File Name :
LA-C501PR01

Broadwell U Block Diagram



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams			
				Size	Document Number	Rev	
				Custom	LA-C501P	1.0	
Date:		Wednesday, April 22, 2015		Sheet	2 of 63		

Power rail	Control (EC)	Source (CPU)
+RTCVCC	X	X
VIN	X	X
BATT+	X	X
+19VB	X	X
+VL	X	X
+3VL	X	X
+5VALW	EC_ON	X
+3VALW	EC_ON	X
+3VL_EC	EC_ON	X
+3V_PCH	PCH_PWR_EN	X
+1.35V_VDDQ	SYSON	PM_SLP_S5#/PM_SLP_S4#
+5VS	SUSP#	PM_SLP_S3#
+3VS	SUSP#	PM_SLP_S3#
+1.5VS	SUSP#	PM_SLP_S3#
+1.05VS	SUSP#	PM_SLP_S3#
+0.6V_0.675VS	SUSP#	
+VCC_CORE	X	VR12.5_VR_ON

@ is NO SMT part (empty)
short@ : short pad , don't pop.
@EMI@, @ESD@, @RF@ : Reserve , don't pop.
RF@ : RF team request, must add.
EMI@ : EMI team request, must add.
ESD@ : ESD team request, must add.
LVDS@ : Support LVDS panel.
DIS@ : GPU BOM conf i g

ZZZ
PCB
Part Number = DA21D000100
PCB 100 LA-C501P REV0 M8 4

Part Number	Description
45B	ROYALTY HDMI W/LOGO
8000000030M	8000000030M
8000000030M	8000000030M

SOC SMBUS Address Table

SOC_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SOC_SMBCLK SOC_SMBDATA	+3VS	DIMMA	0xA0	TBC	TBC
	+3V_PCH	DIMMB	0xA4	TBC	TBC
SOC_SML0CLK SOC_SML0DATA	+3V_PCH	NA	NA	TBC	TBC
	+3VS	EC	0x1A 0x19	TBC	TBC
SOC_SML1CLK SOC_SML1DATA	+3VS	DGPU	0x96	TBC	TBC
	+3VS	Thermal Sensor	0x4C	TBC	TBC
	+3VS	LVDS	0x94~97 0x6A 0x6B	TBC	TBC

<USB2.0 port>

USB2.0 port	DESTINATION	
	UMA	Dis
0	USB 2.0/3.0(left side)	USB 2.0/3.0(left side)
1	USB 2.0/3.0(left side)	USB 2.0/3.0(left side)
2	USB 2.0/3.0(left side)	USB 2.0/3.0(left side)
3	USB 2.0/3.0(right side)	USB 2.0/3.0(right side)
4	WLAN/BT	WLAN/BT
5	Camera	Camera
6	X	X
7	FingerPrint	FingerPrint

EC SMBUS Address Table

EC_SMBUS Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBUS Port 1	+3VLP_EC	BAT	0x14 0x15	TBC	TBC
		CHGR	0x12	TBC	TBC
		G-sensor	0x20	TBC	TBC
SMBUS Port 2					

<PCI-E, SATA, USB3.0>

Lane#	PCI-E	SATA	USB3.0	DESTINATION	
				UMA	Dis
1			1	USB3.0	USB3.0
2			2	USB3.0	USB3.0
3	1		3	USB3.0	USB3.0
4	2		4	USB3.0	USB3.0
5	3			10/100/1000 LAN	10/100/1000 LAN
6	4			Card reader(PCI-E)	Card reader(PCI-E)
7				GPU(DIS only)	GPU(DIS only)
8				GPU(DIS only)	GPU(DIS only)
9				GPU(DIS only)	GPU(DIS only)
10				GPU(DIS only)	GPU(DIS only)
11	L0	3		WLAN	WLAN
12	L1	2		ODD	ODD
13	L2	1		HDD	HDD
14	L3	0		SSD	SSD

I2C Address Table

I2C Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
I2C 0	+3VS	Touch Panel	0x20	TBC	TBC
I2C 1	+3VS	NA		TBC	TBC


CPU Memory down vender control table

CPU_GPIO50 SDRAM_ID4	CPU_GPIO49 SDRAM_ID3	CPU_GPIO48 SDRAM_ID2	CPU_GPIO47 SDRAM_ID1	Vender	MD size	Vender descpt i on Note	Project
0	0	0	0	X	X	X	SODIMMx2 (A,B)
0	0	0	1	X	X	X	SODIMMx1(A) No MDx16bitx4pcs (B) 13"
0	0	1	0	Micron	256x16	MT41K512M16TNA-125:E SODIMMx1(A)	MDx16bitx4pcs (B) 13"
0	0	1	1	Samsung	256x16	4B8G1646Q-MYK0 SODIMMx1(A)	MDx16bitx4pcs (B) 13"
0	1	0	0	Hynix	256x16	HSTC8G63AMR-PBA SODIMMx1(A)	MDx16bitx4pcs (B) 13"
0	1	0	1	Micron	512x8	MT41K512M8RG-107:N MDx8bitx8pcs (A)	SODIMMx1(B) 14"
0	1	1	0	Samsung	512x8	K4B4G0846Q-HYK0 MDx8bitx8pcs (A)	SODIMMx1(B) 14"
0	1	1	1	Hynix	512x8	HSTC4G83BFR-PBA MDx8bitx8pcs (A)	SODIMMx1(B) 14"

WWW.AliSaler.Com


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2015/04/13	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	Rev 1.0
Date:	Wednesday, April 22, 2015	Sheet	3	of	83

Interleaved Memory





Interleaved Memory

Security Classification		Compal Secret Data	
Issued Date	2015/04/13	Deciphered Date	2018/04/13
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc. DDRIII	
Size	Document Number	Rev	
Custom	LA-C501P	1.0	
Date:	Wednesday, April 22, 2015	Sheet	5 of 63





- Each PQE LQRn# needs to be routed to PQE Part (n+1) - New to LPT-IP and what is not clear in EDS. Updated in LPT-LP EDS SU Rev1.5.1 (#508767).
- Each CLKOUT PQE 5 Q can be assigned to any PQE CLKQn#.




**SPI ROM 8M**

Thermal sensor SMBus address-->100-1_100xb : 0x4C
(x=0)Write Address(0x98h)
(x=1)Read Address(0x99h)

SA0000067F00
Thermal sensor SMBus address -->0111_100xb (0x78h)



<XDP CLK reserve TP>




Security Classification	Compal Secret Data		
Issued Date	2015/04/13	Deciphered Date	2018/04/13
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			

Compal Electronics, Inc.

CLK,SPI,SMB,LPC

Size Custom	Document Number LA-C501P	Rev 1.0
Date:	Wednesday, April 22, 2015	Sheet 7 of 63



Boot BIOS Strap	
PCH_GPIO86	Boot BIOS Location
0	SPI


9/12 reserve DGPU_PWR_EN on GPIO85

NOTE: the recommended pull-up resistor is 1 Kohn for 400 KHz speed and 0.5 Kohn for 1MHz speed



	PROJECT_ID3	PROJECT_ID2	PROJECT_ID1
13" (Valrhona)	0	0	0
14" (Lindt)	0	0	1
15" (Puccini)	0	1	0
17" (Maison)	0	1	1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	GPIO,UART,I2C
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer	Document Number LA-C501P
				Date:	Wednesday, April 22, 2015
				Sheet	9 of 63


SVID ALERT



SVID DATA



DG V0.5 VIDSOUT
RC156 close to CPU<500mil
Max length=1000-2000mil




DG V0.5 H_CPU_SVIDALRT#
RC154 close to CPU<300mil
Max length=1000-2000mil

VCC_SENSE

<PWR VR12.6>
<VR IV and CPU>
<EDP_COMP power rail>

PH on power page



2014-09-23:
1. Follow intel VR12.6 and skylake HSW
2. Remove UC8(74AUP1G07GW Buf j or) and RC28(10K)
3. Need to make sure VGATE is Pull-High 1.5kohm to VR_ON

+VCC_CORE

+1.05V_VCCST

600mA

CC22

CC21

CC20

CC19

CC18

CC17

CC16

CC15

CC14

CC13

CC12

CC11

CC10

CC9

CC8

CC7

CC6

CC5

CC4

CC3

CC2

CC1

CC0

CC-1

CC-2

CC-3

CC-4

CC-5

CC-6

CC-7

CC-8

CC-9

CC-10

CC-11

CC-12

CC-13

CC-14

CC-15

CC-16

CC-17

CC-18

CC-19

CC-20

CC-21

CC-22

CC-23

CC-24

CC-25

CC-26

CC-27

CC-28

CC-29

CC-30

CC-31

CC-32

CC-33

CC-34

CC-35

CC-36

CC-37

CC-38

CC-39

CC-40

CC-41

CC-42

CC-43

CC-44

CC-45

CC-46

CC-47

CC-48

CC-49

CC-50

CC-51

CC-52

CC-53

CC-54

CC-55

CC-56

CC-57

CC-58

CC-59

CC-60

CC-61

CC-62

CC-63

CC-64

CC-65

CC-66

CC-67

CC-68

CC-69

CC-70

CC-71

CC-72

CC-73

CC-74

CC-75

CC-76

CC-77

CC-78

CC-79

CC-80

CC-81

CC-82

CC-83

CC-84

CC-85

CC-86

CC-87

CC-88

CC-89

CC-90

CC-91

CC-92

CC-93

CC-94

CC-95

CC-96

CC-97

CC-98

CC-99

CC-100

CC-101

CC-102

CC-103

CC-104

CC-105

CC-106

CC-107

CC-108

CC-109

CC-110

CC-111

CC-112

CC-113

CC-114

CC-115

CC-116

CC-117

CC-118

CC-119

CC-120

CC-121

CC-122

CC-123

CC-124

CC-125

CC-126

CC-127

CC-128

CC-129

CC-130

CC-131

CC-132

CC-133

CC-134

CC-135

CC-136

CC-137

CC-138

CC-139

CC-140

CC-141

CC-142

CC-143

CC-144

CC-145

CC-146

CC-147

CC-148

CC-149

CC-150

CC-151

CC-152

CC-153

CC-154

CC-155

CC-156

CC-157

CC-158

CC-159

CC-160

CC-161

CC-162

CC-163

CC-164

CC-165

CC-166

CC-167

CC-168

CC-169

CC-170

CC-171

CC-172

CC-173

CC-174

CC-175

CC-176

CC-177

CC-178

CC-179

CC-180

CC-181

CC-182

CC-183

CC-184

CC-185

CC-186

CC-187

CC-188

CC-189

CC-190

CC-191

CC-192

CC-193

CC-194

CC-195

CC-196

CC-197

CC-198

CC-199

CC-200

CC-201

CC-202

CC-203

CC-204

CC-205

CC-206

CC-207

CC-208

CC-209

CC-210

CC-211

CC-212

CC-213

CC-214

CC-215

CC-216

CC-217

CC-218

CC-219

CC-220

CC-221

CC-222

CC-223

CC-224

CC-225

CC-226

CC-227

CC-228

CC-229

CC-230

CC-231

CC-232

CC-233

CC-234

CC-235

CC-236

CC-237

CC-238

CC-239

CC-240

CC-241

CC-242


CC-243

CC-244




CC-245

CC-246






CC-247



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title GND/VSSSEN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size LA-C501P	Rev 1.0
Date: Wednesday, April 22, 2015		Sheet 13 of 63			





<S> DDR_A_D[0..63]
 <S> DDR_A_DQS[0..7]
 <S> DDR_A_DQS# [0..7]
 <S> DDR_A_MA[0..15]



Confidential for WSRD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2015/04/13	Title	
				DDR3L DIMM0	
				Rev	1.0
				Document Number	LA-C501P
				Date	Wednesday, April 22, 2015
				Sheet	15 of 83



<5> DDR_B_DQ[0..63]
 <5> DDR_B_DQS[0..7]
 <5> DDR_B_DQS#0..7
 <5> DDR_B_MA[0..15]



Confidential for KS RD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2015/04/13	Title	DDR3L DIMM1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	1.0	Document Number	LA-C501P	Date	Wednesday, April 22, 2015
Sheet	16	of	83		


DDR3L VREF





Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2015/04/13		Deciphered Date		2018/04/13		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DDR3L VREF							
								Size	Document Number						Rev
								LA-C501P							
								1.0							
Date:		Wednesday, April 22, 2015				Sheet		17	of 63						

Compal Confidential for KS RD

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title
				LVDS Translator-RTD2132R
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
				1.0
				Date: Wednesday, April 22, 2015 Sheet 18 of 63






Camera




Touch Screen





2014-10-15
1. Change Touch Screen from USB Port5 => I2C Port0 Only
2. Remove LT5/D13





LCD/LED PANEL Conn.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	LVDS Translator-RTD2132R
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET, NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
				Date	Wednesday, April 22, 2015
				Sheet	19 of 63



HDMI Conn.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Conn/Level shift	
Size		Document Number		Rev	
LA-C501P		LA-C501P		1.0	
Date		Wednesday, April 22, 2015		Sheet 20 of 63	




10/17 Delete Q84,R954 2N7002

Place C164 close to JODD


Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2015/04/13		Deciphered Date		2018/04/13		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						ODD/SATA Conn					
						Size		Document Number		Rev	
						Customer		LA-C501P		1.0	
						Date:		Wednesday, April 22, 2015		Sheet 21 of 63	

Refer Skyfall test board



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
				eDP to CRT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Wednesday, April 22, 2015
				Sheet	22 of 63

Refer Skyfall NGFF




WLAN

NGFF Key_E 67P P0.5 CH 0.32 H2.2 STD



Del +1.5VS_WLAN

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	WLAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-C501P
				Date	Wednesday, April 22, 2015
				Sheet	23 of 63
				Rev	1.0



+LAN_VDD_3V3 Rising time
need >0.5mS and <100mS



<7> LAN_CLKREQ# LAN_CLKREQ# 0x00000000 0.0201
 <8,23,25,32,33,39> PLT_RST# PLT_RST#
 <7> CLK_PCIE_LAN CLK_PCIE_LAN
 <7> CLK_PCIE_LAN# CLK_PCIE_LAN#
 <10> PCIE_PTX_C_DRX_P3 PCIE_PTX_C_DRX_P3
 <10> PCIE_PTX_C_DRX_N3 PCIE_PTX_C_DRX_N3
 <10> PCIE_PRX_DTX_P3 CL7 1 2 0.1U 040
 <10> PCIE_PRX_DTX_N3 CL7 1 2 0.1U 040


[illegible]

- +LAN_VDD_3V3=40mil
- +VDDREG=40mil
- +LAN_REGOUT=60mil




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title LAN 8111G		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-C501P	1.0
				Date: Wednesday, April 22, 2015		Sheet 24 of 63


CardReader on Subboard




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Card Reader RTS5237S-CG		
				Size	Document Number	Rev
					LA-CS01P	1.0
Date: Wednesday, April 22, 2015				Sheet	25	of 63



EHCI Port 1 : DebugPort




IO Subboard



Security Classification		Compal Secret Data		Title	
Issued Date	2015/04/13	Deciphered Date	2016/04/13	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
LA-C501P				Sheet	26 of 83
Date: Wednesday, April 22, 2015					



Refer Pixar



2014-10-13:Change Correct Power Net Name
B+ => +19VB






2014-10-21: Change from single load switch back to MOS. Load Switch have body diode will leakage from output to in

2014-10-20: Change USB_IN_STATUS# PU to +3VL
(same power level as EC)


























~~2014-10-20: Change USB_IN_STATUS# PU to +3V_L
(same power level as EC)~~

Pixar PV# 2013.01.07 Change
+VL to B+ to prevent
leakage



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title USB Charger		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-C501P	Rev 1.0
				Date: Wednesday, April 22, 2015	Sheet 27 of 63	




Power down (PD#) power stage for save power
0V: Power down power stage
3.3V: Power up power stage

PC BEEP





Close to Codec pin12

PIR Item 5




2014-12-15:
Add 0 ohm for DGND and AGND plane bridge by HP

2014-09-18:
Follow Old Project to Use 2 Shorted Pad




COMBO AUDIO JACK



2014-09-18: Realtek Review
1. Remove 22k (old project) Pull Down for INT_MIC (follow Realtek Reference Circuit)

HPR, HPL, 15mil Keep 30mil


2015 Cocoa Audio Design Requirements v1.2 docx
Combo jack pin configuration at a
Tip = Left
1st ring = Right
2nd ring = Ground
Sleeve = Mono microphone



Jack detect
Combo Mic = High
Normal HP = Low

Pin6 and Pin5
Normal OPEN


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2015/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				AUDIO ALC3241-CG	
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	
				Date: Wednesday, April 22, 2015 Sheet 28 of 83	



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2015/04/13		Deciphered Date		2018/04/13		Title	
										Audio HP Amp	
										Size	
										Document Number	
										LA-C501P	
										Date	
										Wednesday, April 22, 2015	
										Sheet 29 of 63	
										Rev 1.0	




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

2014-09-17:RealtekReview
1. 提升信噪比




2014-09-18:RealtekReview
1. 提升信噪比

2014-09-17:NuRealtekReview
Pin5~10 : AGND
other : DGND




G2	G1	Differential
0	0	11dB
0	1	14dB
1	0	19dB
1	1	24dB

*Default Fix Gain:11dB



Confidential for KS RD


Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2015/04/13		Deciphered Date		2018/04/13		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Audio Front Speaker Amp:ALC123-CGT		Rev	
								1.0	
								Size	
								Document Number	
								Custom	
						LA-C501P			
						Date:		Wednesday, April 22, 2015	
						Sheet		30 of 63	



		GAIN2	GAIN1	GAIN0	Min	Typ	Max	Unit
Gain	1	1	1	31	32	33	dB	
			0	25	26	27		
		0	1	19	20	21		
			0	17	18	19		
	0	1	1	11	12	13		
			0	9	10	11		
		0	1	5	6	7		
			0	-	0	-		

2014-10-14:
1. Updated Pin def i net o TP M0
2. Default Using Firmware TPM


TPM2.0





12/23 Reserve for RF

ACCELEROMETER

2014-10-14: Follow Phelps
1. Keep Power Rail +3V. Reserved +3VALW
2. Remove INT# PU RH2.
(ACCEL_INT# have PU 10K to +3V_PCH to PCH_GPIO46)
3. SCL/SDA Direct Connect to EC_SMBus1.
EC_SMBus PU to +3V.



Screw Hole




Security Classification		Compal Secret Data		Compal Electronics, Inc.								
Issued Date		2015/04/13		Deciphered Date		2018/04/13		Title				
								LED/14"Screw hole				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev		
										LA-C501P		1.0
Date: Wednesday, April 22, 2015								Sheet	32 of 63			


PV# 2013.01.29 Add CK4 for ESD protect i on



PIR Item 12



PIR Item 11




Board ID control for 15

1.5"	DB	SI	PV	MV
UMA	0 ohm	15K ohm	27K ohm	43K ohm
RK13	0 ohm	15K ohm	27K ohm	43K ohm
DIS	12k ohm	20k ohm	33k ohm	60k ohm
RK13	12k ohm	20k ohm	33k ohm	60k ohm


Board ID control



CC128 RC369 place near EC Side




Touch pad conn



2014-10-14:
Confirm with Synaptics "Only" PS2+ SMBus interface
Remove I2C components.


EC PS2




PIR Item 7

12/19_Change ESD type tp 6 pin



KB backlight Conn



Keyboard conn




<33> CAP_LOCK# MUTE_LED





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB/TP	
Size		Document Number		Rev	
Custom		LA-C501P		1.0	
Date:		Wednesday, April 22, 2015		Sheet 34 of 63	


Power Button Switch




ESD Diode




to LED Board



Lid Switch (Hall Effect Sensor)




PIR Item 12



FAN conn

2014-09-26:
Change to PWM Fan. Remove Fan Driver APE883M



TRUTH TABLE

Inputs				Outputs		Operating Mode
PR	CLR	CP	D	Q	Q	
L	H	X	X	L	L	Asynchronous Set
H	L	X	X	H	H	Asynchronous Clear
L	L	X	X	L	H	Undetermined
H	H	↑	h	H	L	Load and Read Register
H	H	↑	h	L	H	Hold


H = High Voltage Level
h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition
L = Low Voltage Level
l = Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition
NC = No Change
X = High or Low Voltage Level and Transitions are Acceptable
↑ = Low-to-High Transition
↓ = Not a Low-to-High Transition
For I_{CC} reasons, DO NOT FLOAT inputs

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
				PWRBTN/FAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Wednesday, April 22, 2015
				Sheet	35 of 63

Reserve for HW

Compal Confidential for KS RD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	GCLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-C501P	
				Date	Wednesday, April 22, 2015
				Sheet	36 of 63
				Rev	1.0




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2015/04/13		Deciphered Date		2018/04/13		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DC Interface							
						Size		Document		Number		Rev	
						Custom		LA-C501P				1.0	
						Date:		Wednesday, April 22, 2015		Sheet		37 of 63	

Reserve for HW



Compal Confidential for KS RD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WAKE and RST-1	
				Document Number	
				LA-C501P	
Date: Wednesday, April 22, 2015				Sheet 38 of 63	Rev 1.0





SKU	Device ID	bit5 to bit0	Resistor Values	Pull-up to +3VGS _MAIN	Pull-down to Gnd
N16P-GT			5K	1000 =8	0000 =0
			10K	1001 =9	0001 =1
			15K	1010 =A	0010 =2
			20K	1011 =B	0011 =3
			25K	1100 =C	0100 =4
			30K	1101 =D	0101 =5
			35K	1110 =E	0110 =6
			45K	1111 =F	0111 =7




Memory Type	FBVD0/ FBVD0Q	Memory Density	Configuration	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed CK Grade(MHz)	Memory Date Code (Minimum)	Status
DDR3L	1.35V/ 1.35V	128Mb*16	Single Rank	Hynix	H5TC463FR-11C	F-die	0x9	900	N/A	Production candidate
				Micron	MT41J128M16J1T-093G-K	K-die	0xA	900	1322	Production candidate
				Samsung	K4V2G16460-BC1A	Q-die	0xB	900	N/A	Production candidate
				Hynix	H5TC4663JFR-11C	A-die	0xB3	900	N/A	Production candidate
		256Mb*16	Single Rank	Micron	MT41J256M16H4-093G-E	E-die	0x4	900	1322	Production candidate
				Samsung	K4H4G16460-BC1A	D-die	0x5	900	N/A	Production candidate


GPU	FB Memory DDR3L(1.35V)					RAM_CFG[3:0] (ROM_SI)
N16P-GT. N16S-GT	2 5 6 M x 1 6	Samsung	1.35V	900MHz	K4W4G1646E-BC1A	0x1 (PD 10K)
		Hynix	1.35V	900MHz	H5TC4G63CFR-N0C	0x2 (PD 15K)
		Hynix	1.35V	900MHz	H5TC4G63AFR-11C	0x3 (PD 20K)
		Micron	1.35V	900MHz	MT41J256M16HA-093G:E DateCode_Min:1332	0x4 (PD 24.9K)
		Samsung	1.35V	900MHz	K4W4G1646D-BC1A	0x5 (PD 30.1K)

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	N15P-GX (2/5) TMD5/LVDS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		
				Document Number		
				LA-C501P		
				Date: Wednesday, April 22, 2015	Sheet	40 of 63


<44> MDA[15..0] MDA[15..0]
<44> MDA[31..16] MDA[31..16]
<45> MDA[47..32] MDA[47..32]
<45> MDA[63..48] MDA[63..48]

<46> MDC[15..0] MDC[15..0]
<46> MDC[31..16] MDC[31..16]
<47> MDC[47..32] MDC[47..32]
<47> MDC[63..48] MDC[63..48]






N15P-GT_BGA908
@



N15P-GT_BGA908
@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF I&M DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N15P-GX (S/S) POWER/ GND	
Size	Document Number	Rev		Date	
Custom	LA-CS01P	1.0		Wednesday, April 22, 2015	
Sheet		43		of 63	








Memory Partition A - Lower 32 bits [31..0]



A15 is not required for any x16 device, even up to 4Gb density.





A15 is only needed if we support x8 configurations, and only at 4Gb.

Memory Partition A - Upper 32 bits [63..32]



PLACE 0.1uF CAPS CLOSEST
TO THE MEMORY DEVICES

PLACE LARGER CAPACITORS
SLIGHTLY FARTHER AWAY



PLACE 0.1uF CAPS CLOSEST
TO THE MEMORY DEVICES

PLACE LARGER CAPACITORS
SLIGHTLY FARTHER AWAY




Table 6-3. Mode D Command Mapping


N16x DDR3 Mode D	Data Bits [31:02]	Data Bits [63:32]
FbX_CMD0	CS0*	
FbX_CMD1		
FbX_CMD2	ODT	
FbX_CMD3	CKE	
FbX_CMD4	A14	A14
FbX_CMD5	RST	RST
FbX_CMD6	A9	A9
FbX_CMD7	A7	A7
FbX_CMD8	A2	A2
FbX_CMD9	A0	A0
FbX_CMD10	A4	A4
FbX_CMD11	A1	A1
FbX_CMD12	BA0	BA0
FbX_CMD13	WE*	WE*
FbX_CMD14	A15	A15
FbX_CMD15	CAS*	CAS*
FbX_CMD16		CS0*
FbX_CMD17		
FbX_CMD18		ODT
FbX_CMD19		CKE
FbX_CMD20	A13	A13
FbX_CMD21	A8	A8
FbX_CMD22	A6	A6
FbX_CMD23	A11	A11
FbX_CMD24	A5	A5

A15 is not required for any x16 device, even up to 4Gb density.

A15 is only needed if we support x8 configurations, and only at 4Gb.

Security Classification		Compal Secret Data		Compal Electronics, Inc. VRAM DDR3 A Upper	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Document Number LA-CS01P	
Date:		Wednesday, April 22, 2015		Sheet	45 of 63

Memory Partition C - Lower 32 bits [31..0]



Memory Partition C - Upper 32 bits [63..32]

<41> DQMC[7..4] → DQMC[7..4]
 <41,46> CMD[31..0] → CMD[31..0]
 <41> DQSC[7..4] → DQSC[7..4]
 <41> DQSC[7..4] → DQSC[7..4]
 <41> MDC[63..32] → MDC[63..32]






Table 6-3. Mode D Command Mapping

H16x DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
FBx_CMD0	CS#	
FBx_CMD1		
FBx_CMD2	ODT	
FBx_CMD3	CKE	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE*	WE*
FBx_CMD14	A15	A15
FBx_CMD15	CAS*	CAS*
FBx_CMD16		CS#
FBx_CMD17		
FBx_CMD18		ODT
FBx_CMD19		CKE
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5

A15 is not required for any x16 device, even up to 4Gb density.

A15 is only needed if we support x8 configurations, and only at 4Gb.


For Power consumption Measurement



9/19: NV add delay.

2014-10-01: NV Review


1.05VGS, MAIN as control signal for 1.05VGS and VBIAS to meet power sequence requirement.



PIR Item 15

GPU VDDQ and VRAM Shared with DDR3

+3VS_DGPU for GC6 reserved.



3.10.2 Power Sequencing Recommendations

Power sequencing guidelines are provided relative to the ramping up of the main 3.3V system rail, which is the 3.3V input to the GPU.

3.10.2.1 Power-Up Sequence

The following condition is recommended:

3.3V → NVVDD/PEX_VDD → FBVDD/Q

- All GPU power rails must ramp up after 3.3V.
- FBVDD/Q should ramp up after both NVVDD and PEX_VDD are in regulation.

All other 3.3V power rails can ramp up with 3.3V, and all other 1.05V power rails can ramp up with PEX_VDD. Figure 3-6 shows an example of proper GPU power up sequence.

IFPx_VDD powered at 3.3V can ramp up with other 3.3V power rails. IFPy_VDD powered at 1.05V can ramp up with other 1.05V power rails. Figure 3-7 shows an example of proper GPU power up sequence.




Figure 3-7. Example of Power-Up Sequencing Order

Note:

- 3.3V includes all rails powered at 3.3V; PEX_VDD includes all rails that are shared on 1.05V.
- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2ms.
- Designs that support GC6 2.0 are required to meet all GC6 timing requirements. Refer to Section 18.3.2.3 for requirement details.
- PEX_VDD can ramp up before, after, or at the same time with 1RVDD.
- The ramp up overshoot should not exceed the silicon reliability limit voltage.
- The previous power rail must ramp up to 90% before the next power rail can start ramping up.
- No signal should be applied to the GPU before the power rails are fully ramped.
- Refer to the JEDEC Memory Specification for memory related power sequencing.




Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms





Figure 18-9. GC6 2.0 High-Level Signal Connection Concept



18.3.2.3 GC6 2.0 Entry/Exit Timing

The following timing diagram in Figure 18-12 and Table 18-3 describes the GC6 2.0 entry and exit sequence and timing requirements.









Figure 18-12. GC6 2.0 Entry/Exit Sequence Timing Diagram




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Dispersed Date	2015/12/31	Title	
THIS SHEET OF EXPRESSING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THE SHEET MAY NOT BE REPRODUCED FROM THE DISSEMINATION OF ANY INFORMATION OR ANY INFORMATION CONTAINED HEREIN WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Power Block Diagram	
Part Number		LA-C501P		Rev	
Date		Wednesday, April 22, 2015		Sheet	
				49 of 61	
				0.1	



Compal Confidential for R&D

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, April 22, 2015
				Sheet	50 of 61
				Rev	0.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, April 22, 2015
				Sheet	51 of 61
				Rev	0.1


Module model information:
 ISL95813_V1A for IC module
 ISL95813_V1B for SW module

H-side MOS: MDV1525URH
Rds(on):
<10.1mohm@Vgs=10V
<14.0mohm@Vgs=4.5V
Id :24A@Vgs=10V


L-side MOS: MDU1511RH
Rds(on):
<2.4mohm@Vgs=10V
<3.3mohm@Vgs=4.5V
Id :100A@Vgs=10V

Choke: 0.15UH (Size:7*7*3)
Rdc=0.66mohm +7%
Heat Rating Current=36A

ITDC=10A
ICCMAX=32A
OCP=38A
Fsw=700kHz



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	VCC_CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-C501P
				Date:	Wednesday, April 22, 2015
				Sheet	56 of 61



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-C501P	0.1
				Date:	Sheet 57 of 61	

H-side MOS: AON6992
Rds(on):
4.3mohm@Vgs=10V
5.2mohm@Vgs=4.5V
Id :32A@Tc=100C

L-side MOS: AOS6992
Rds(on):
2mohm@Vgs=10V
2.2mohm@Vgs=4.5V
Id :66A@Tc=100C

Choke: 0.22UH (Size:7*7*3)
Rdc=0.98mohm +5%
Heat Rating Current=28A

Operation phase Number	PSI Voltage setting
1 phase with DEM	0V to 0.8V
1 phase with CCM	1.2V to 1.8V
Active phase with CCM	2.4V to 5.5V

1. VNS Soft-Start time (Internal) is 0.7ms (PCV17 un-pop)
 $T_{ss} = (C_{ss} \cdot V_{refin}) / I_{ss} + 2.3ms$
 $= 0.01U \cdot 0.9V / 5uA + 2.3ms = 4.1ms$ (PCV17 pop)
2. Switching frequency setting:
 $F_{sw} = (V_{in} - 0.5) / (2 \cdot V_{in} \cdot R_{ton} \cdot 3.2p) = 353KHz$
3. Thermal monitoring:
(VGPU_VREF-VTSNS)/PRV21=VTSNS/Rth


	T_min	T_typical	T_max
PRV21=18.7K	99.16C	101.57C	103.70C
PRV21=13K	110.19C	112.75C	115.26C
PRV21=8.2K	125.15C	127.91C	130.62C

Switching Frequency : 353kHz
I_{peak}(N16P-GT) : 70A
I_{ocp}(N16P-GT) : 83A
I_{peak}(N16S-GT) : 50A
I_{ocp}(N16S-GT) : 61A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-C501P	Rev 0.1
				Date: Wednesday, April 22, 2015	Sheet 59 of 61

+VGA_CORE


UNDER GPU



N16S-GT
330U 2V LESR6M H1.9 (SGA00001Q80) X 3
47U 6.3V X5R 0805 (SE000000PL00) X 1
22U 6.3V X5R 0603 (SE000000M000) X 1
4.7U 6.3V X5R 0603 H0.8 (SE107475M80) X 15
1U 6.3V X5R 0402 (SE000000K80) X 4


N16P-GT
330U 2V LESR6M H1.9 (SGA00001Q80) X 4
22U 6.3V X5R 0603 (SE000000M000) X 7
4.7U 6.3V X5R 0603 H0.8 (SE107475M80) X 15
4.7U 6.3V X5R 0603 (SE107475K80) X 5
1U 6.3V X5R 0402 (SE000000K80) X 8

NEAR GPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title VGA CHIP DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-C501P
				Date: Wednesday, April 22, 2015	Sheet 60 of 61

For Nvidia N16P-GT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/10/09	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.05VGS	
Size		Document Number		Rev	
Custom		LA-C501P		0.1	
Date:		Wednesday, April 22, 2015		Sheet 61 of 61	

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1							
2							
3							
4							

Compal Confidential for KS RD

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2015/04/13		Deciphered Date	
		2018/04/13			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				PWR-PIR	
Size		Document Number		Rev	
Custom		<Doc>		1.0	
Date:		Wednesday, April 22, 2015		Sheet 62 of 63	

Version change list (P.I.R. List)

Page 1 of 5 for HW

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		ME request	0.2	P19	Change eDP Connector(JLCD1) for ME	12/15	
2		Screw Hole	0.2	P32	Change H20 from 3.0 mm to 3.3 mm	12/15	
3		Sub USB Power Switch	0.2	P26	Change Power Switch USB circuit	12/15	
4		ME Flash Circuit	0.2	P6	Add ME FLASH Circuit	12/15	
5		Audio GND Bridge circuit	0.2	P28	Add two Resistor for HP request	12/15	
6		Add JUMP on JUSB1 and JUSB2 Power	0.2	P26	Add JUMP JPV5	12/19	
7		ESD request	0.2	P34	Change Touch PAD Diode for ESD request	12/19	
8		ESD request	0.2	P19	Reserve Touch Screen Diode for ESD	12/19	
9		ESD request	0.2	P19	Change Camera and D-MIC Diode for ESD request	12/19	
10		Audio team Request	0.2	P28	Change JSPK2 Pin define	12/22	
11		Vendor Request	0.2	P31 P33	Change Subwoofer circuit	12/22	
12		Customer Request	0.2	P35 P33	Add Shipping Mode Circuit	12/22	
13		RF Request	0.2	P26 P32	Reserve 68P and 82P on +3VALW and +USB_VCC4	12/23	
14		ESD request	0.2	P20	Change HDMI EMI Solution	12/23	
15		HW Modify	0.2	P48	Change N16X 1.35V and 1.05V solution	12/25	
16		HW Modify	0.3	P48	Change N16X 1.35V and 1.05V solution	01/23	
17		HW Modify	1.0	P32	Add DH5 for storage Mode	04/02	
18		Vendor Request	1.0	P31	Change Subwoofer circuit	04/02	
19		HW Modify	1.0		Change 0 ohm to short pad. RC8,RC108,RC119,RC378, RT19,RT37,RA32,RA34, RA38,RA39,RA50,RA51, RT17 RT18,RTS4	04/13	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/04/13	Deciphered Date	2018/04/13	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW PIR	
Size		Document Number		Rev	
Custom				1.0	
Date:		Wednesday, April 22, 2015		Sheet 63 of 63	